



T1
16 bit

ATMega32U4 TIMING SUBSYSTEM

The ATmega32U4 is equipped with one 8-bit, two 16-bit and one 10-bit timer/counter. These timer/counters let you:

1. Turn on or turn off an external device at a programmed time.
2. Generate a precision, adjustable, periodic, duty cycle, frequency. For example, generate a complex digital waveform with varying pulse width to control the speed of a DC motor.
3. Measure the characteristics (period, duty cycle, frequency) of an incoming digital signal.
4. Count external events.

1-bit memory

WHAT IS A FLIP-FLOP AND A COUNTER

You can think of a D flip-flop as a one-bit memory. The only thing to remember on the D input of flip-flop is remembered on the positive edge of the clock input.

Somebody Remember
Remember Now!
What I Remember
What I Remember

clock speed = flip-flop

Task: flip

When compared with a synchronous counter, an asynchronous "ripple" counter generates less noise and is less expensive. On the negative side, an asynchronous "ripple" counter is slower than a synchronous counter.

Async. Ripple Counter

0000...0000
0000...0001
0000...0010
0000...0011
0000...0100
0000...0101
0000...0110
0000...0111
0000...1000
:
1111...1111
000...0000

next bit over bytes

ripple

+ cheap \$

+ scalable

+ low noise

- slow

vs. synchronous

- \$

- hard to scale

- noise

+ fast

TIMING TERMINOLOGY

Frequency
The number of times a particular event repeats within a 1-s period. The unit of frequency is Hertz, or cycles per second. For example, a sinusoidal signal with a 60-Hz frequency means that a full cycle of a sinusoidal signal repeats itself 60 times each second, or every 1/60 s. For the signal waveform shown, the frequency is 2 Hz.

Period
The flip side of a frequency is a period. If an event occurs with a rate of 1 Hz, the period of that event is 1/1000 ms. To find a period, given a frequency, or vice versa, we simply need to remember their inverse relationship, $f = 1/T$, where f and T represent a frequency and its corresponding period, respectively.

Duty Cycle
In many applications, periodic pulses are used as control signals. A good example is the use of a periodic pulse to control a servo motor. To control the direction and sometimes the speed of a motor, a periodic pulse signal with a changing duty cycle over time is used. Duty cycle is defined as the percentage of one period a signal is ON. The periodic pulse signal shown in the figure is ON for 50% of the signal period and off for the rest of the period. Therefore, we call the signal in a periodic pulse signal with a 50% duty cycle. This special case is also called a square wave.

Duty Cycle = $\frac{T_H}{T_P}$

TIMER 1 MODES OF OPERATION = 16 bit

Table 15-4. Waveform Generation Mode Bit Descriptions

Mode	WGM12	WGM11	WGM10	Timer/Counter Mode of Operation	TOP	Update of OCRnL at Mode 0	TOP
0	0	0	0	Normal	OFF	Immediate	MAX
1	0	0	1	PWM, Phase Correct, 8-bit	OutOFF	TOP	BOTTOM
2	0	0	1	PWM, Phase Correct, 9-bit	OutOFF	TOP	BOTTOM
3	0	0	1	PWM, Phase Correct, 10-bit	OutOFF	TOP	BOTTOM
4	0	1	0	CTC	OutRA	Immediate	MAX
5	0	1	0	Fast PWM, 8-bit	OutOFF	BOTTOM	TOP
6	0	1	1	Fast PWM, 9-bit	OutOFF	BOTTOM	TOP
7	0	1	1	Fast PWM, 10-bit	OutOFF	BOTTOM	TOP
8	1	0	0	PWM, Phase and Frequency Correct	ICR1	BOTTOM	BOTTOM
9	1	0	0	PWM, Phase and Frequency Correct	OCRA	BOTTOM	BOTTOM
10	1	0	1	PWM, Phase Correct	ICR1	TOP	BOTTOM
11	1	0	1	PWM, Phase Correct	OCRA	TOP	BOTTOM
12	1	1	0	CTC	ICR1	Immediate	MAX
13	1	1	0	(Reserved)	-	-	-
14	1	1	1	Fast PWM	ICR1	BOTTOM	TOP
15	1	1	1	Fast PWM	OCRA	BOTTOM	TOP

Note: 1. The CTC and PWM10 bit definition names are obsolete. Use the WGM12 bit definition. However, the functionality and location of these bits are compatible with previous versions of the timer.

Clear Timer on Compare (CTC) mode
<http://maxembedded.com/2011/07/avr-timers-ctc-mode/>

GPIO Registers DDR, PORT, PIN
What are the Registers for Timers?
For Normal Mode we only need to learn 5.
TCNTH, TCNTL, TCCR1A/B, TIFR1

NORMAL MODE

The simplest AVR Timer mode of operation is the Normal mode. Waveform Generation Mode for Timer/Counter 1 (WGM12:10) = 000 - Highlighted in green. Bits are located in Timer/Counter Control Register A (TCCR1A) and TCCR1B. In this mode the Timer/Counter 1 Register (TCNT1) counts up (incrementing), and the counter clock is prescaled. The counter simply increments when it receives the bit under the clock input and then resets (rolls) over to zero when it reaches its maximum value. There are no special cases (such as the Normal mode, clear counter value) for this mode.

In normal operation the Timer/Counter Overflow Flag (TOV1) is set to 1. TOV1 is located in the Timer/Counter 1 Interrupt Flag Register (TIFR1) and can be set in the same timer clock cycle as the Timer/Counter 1 Register (TCNT1) becomes zero. The TOV1 flag in this case behaves like a 2-bit bit, except that it is not set and cleared.

The clock input to Timer/Counter 1 (TCNT1) can be prescaled (indicated down by 1, 8, 64, 256, and 1024). Clock Select Register/Timer 1 (CS12:10) = 000 - Highlighted in yellow. CS12 is located in Timer/Counter Control Register B.

ATmega32U4 Timer 1 Normal Mode (WGM12:10 = 000) bits 3:0 = 0000

Handwritten calculations:
 $f_{clk} = 8MHz$
 $P_{div} = \frac{f_{clk}}{N} = \frac{8MHz}{64} = 125kHz$
 $t_{max} = \frac{1}{f_{clk}} = \frac{1}{8MHz} = 125ns$

TIMER/COUNTER 1 NORMAL MODE - DESIGN EXAMPLE

In this design example, we want to write a 500 msec delay routine assuming a system clock frequency of 8,000 MHz and a prescale divisor of 64.

The first step is to discover if our 16-bit Timer/Counter 1 can generate a 500 msec delay.

Variable Definitions
 t_{clk} : period of clock input to Timer/Counter 1
 f_{clk} : AVR system clock frequency
 $f_{clk, pres}$: AVR Timer clock input frequency to Timer/Counter Waveform Generator

Calculate Maximum Delay (Normal Mode)

- The largest time delay possible is achieved by setting both TCNT1H and TCNT1L to zero, which results in the overflow flag TOV1 flag being set after $2^{16} = 65,536$ ticks of the Timer/Counter 1 clock.
- $t_1 = f_{clk, pres} / 64$, given $f_{clk, pres} = f_{clk}$, then $t_1 = 8,000 MHz / 64 = 125 kHz$
- and therefore $T_{max} = 65,536 \text{ ticks} / 125 kHz = 524,288 \text{ msec}$
- Clearly, Timer 1 can generate a delay of 500 msec
- Our next step is to calculate the TCNT1 load value needed to generate a 500 msec delay.

HOW TO CALCULATE TIMER LOAD VALUE

$T_{max} = 2^{16} \cdot t_1 = 524,288 \text{ msec}$

$t_1 = 8 \mu s / tick$

Handwritten calculations:
 $2^{16} = 65,536$
 $2^{16} - 1 = 65,535$
 $(2^{16} - 1) \cdot t_1 = 26 \mu s$

STEPS TO CALCULATE TIMER LOAD VALUE (NORMAL MODE)

Problem

Generate a 500 msec delay assuming a clock frequency of 8 MHz and a prescale divisor of 64.

Solution

1. Divide desired time delay by tickT1 where tickT1 = $64 / (f_{clk} / 64) = 8 \mu s / tick$
 $500 \text{ msec} / 8 \mu s / tick = 62,500 \text{ ticks}$
short-cut: $TCNT1H = \text{high}(62,500)$ and $TCNT1L = \text{low}(62,500)$
2. Subtract 65,536 - step 1
 $65,536 - 62,500 = 3,036$
3. Convert step 2 to hexadecimal.
 $3,036 = 0x0BDC$
For example: $TCNT1H = 0x0B$ and $TCNT1L = 0xDC$
4. Check Answer
 $3,036 \text{ ticks} \times 8 \mu s / tick = 24,288 \text{ msec}$
 $524,288 \text{ msec} - 500 \text{ msec} = 24,288 \text{ msec} \quad \checkmark$

STEPS TO CALCULATE CLOCK DIVISOR (NORMAL MODE)

In the previous example we assumed a divisor of 64, and then by calculating the maximum delay T_{max} verified that this assumption was correct. After that we simply followed the steps defined in the previous slide to calculate the value to be loaded into 16-bit timer/counter TCNT1.

$$T_{MAX} = \frac{2^{16} \cdot N}{f_{clk}} \quad \text{eq.1}$$

Where: T_{MAX} = maximum delay
 N = divisor
 n = number of flip-flops making up the timer
 f_{clk} = system clock frequency

But what if we are not given N and need to find TCNT1 for a given delay T . In this case we know that $T \leq T_{max}$ and applying a little algebra can find an equation for N .

$$N \geq \frac{T \cdot f_{clk}}{2^{16}} \quad \text{eq.2}$$

Let's take a second look at our 500 msec delay problem. This time we will not assume a divisor of 64. Applying equation 2 we have:

$$N \geq (500 \text{ msec} \times 8 \text{ MHz}) / 2^{16} = 61,035...$$

From Table 13.5 "Clock Select Bit Description" on page 10, we see that the possible clock divisors are 1, 8, 64, 256, and 1024. From this list we want to select the divisor that is the closest value, yet greater than or equal to N . For our example, not surprisingly the answer is again 64.

POLLING EXAMPLE - ASSEMBLY VERSION

```

; ----- Delay 500msec -----
; Called from main program
; Input's name   Output's name
; no registers are modified by this subroutine
Delay:
    movh    r15, SREG
    movh    r16, SREG
wait:
    sbic   TIFR1, TOV1
    rjmp  wait
    sbi    TIFR1, TOV1 // clear flag bit by writing a one (1)
    ldi   r16, 0x0B // load value high byte 0x0B
    sts  TCNT1H, r16
    ldi   r16, 0xDC // load value low byte 0xDC
    sts  TCNT1L, r16
    pop  r16
    cmt  SREG, r15
    pop  r15
    ret
    
```

POLLING EXAMPLE - C VERSION

```

; ----- Delay 500msec -----
; Called from main program
; Input's name   Output's name
void T1Delay()
{
    while (1) {
        if (TIFR1 & (1 << TOV1)) // eq. to Eq1 9-42 expression
            TIFR1 = 1 << TOV1; // clear timer overflow flag
        TCNT1H = 0x0B;
        TCNT1L = 0xDC;
    }
}
    
```

MORE LOOPING EXAMPLES

Here are six (6) other ways of implementing the looping part of the Polling Example written in assembly. See if you can come up with a few more.

wait: sbi TIFR1, TOV1 // targets a specific bit bit r16, TOV1 rjmp wait	wait: in r16, TIFR1 sbr r16, TOV1 rjmp wait
wait: in r16, TIFR1 andl r16, 0x01 // bitwise operation brqj wait	wait: in r16, TIFR1 cbr r16, 0x01 brqj wait
wait: in r16, TIFR1 orc r16, 0x01 brcc wait	wait: in r16, TIFR1 lsr r16 brcc wait