


LOAD-STORE INSTRUCTIONS AND THE ATMEGA328P MEMORY MODEL

- When selecting an addressing mode you should ask yourself where is the operand (data) located within the memory model of the AVR processor and when do I know its address (assembly time or at run time).



Addressing spaces
Memory Mapped I/O

¹ http://www.atmel.com/dyn/resources/prod_documents/doc0856.pdf 8-bit AVR Instruction Set

LOAD-STORE INSTRUCTIONS AND ADDRESSING MODES

- When loading and storing data we have several ways to "address" the data.
- The AVR microcontroller supports addressing modes for access to the Program memory (Flash) and Data memory (SRAM, Register file, I/O Memory, and Extended I/O Memory).

Addressing Mode	Address Space		
	Flash Program	SRAM Data	I/O
Immediate	ldi		
Direct		lds, sts	in, out
Indirect	lpm, spm (1)	ld, st (2)	
Indirect with Displacement		ldd, std (3)	


opcode destination operand
source operand
IMMEDIATE
16-12 = 4 bits

- Data included with the instruction. *Op* and is therefore located in Flash Program Memory. This is why technically our memory model is a Modified Harvard.

```
ldi r16, 0x23 // where ldi = 1110, rd = 0000, and constant K = 00100111
```





- Notice that only four bits (*ddd*) are set aside for defining destination register *Rd*. This limits us to $2^4 = 16$ registers. The designers of the AVR processor chose registers 16 to 31 to be these registers (i.e., $16 \leq Rd \leq 31$).



one exception not orthogonal

2⁵ = 32
DIRECT

Within the AVR family there are 16(2) possible *ld/sts* instructions. A specific family member will have only one *ld/sts* combination. The ATmega328P *ld/sts* instruction is illustrated here with the exception that 5 bits (not 4) encode *Rr/Rd*. This means all 32 registers are available to the *ld/sts* instruction.



REGISTER-REGISTER INSTRUCTIONS

Data Transfer

- Register-register move byte (*movb*) or word (*movw*)

Arithmetic and Logic (ALU)



- Two's complement negate (*neg*), Arithmetic add (*add*, *adc*, *adiw*), subtract (*sub*, *subi*, *sbcb*), and multiply (*mul*, *muls*, *mulsu*, *fmul*, *fmuls*, *fmulsu*)
- Logical not (*com*), and (*and*, *andi*, *cbr*, *tst*), or (*or*, *ori*, *sbr*), exclusive or (*eor*)
- Clear (*cbr*), set (*set*), increment (*inc*), decrement (*dec*)

Bit and Bit-Test

- Register logical shift left (*lsl*) or right (*lsr*); arithmetic shift right (*asr*); and rotate left or right (*rol*, *ror*)
- Register swap nibble (*swap*)
- Register bit load (*bld*) or store (*bst*) from/to T flag in the Status Register SREG
- I/O Register Clear (*cbr*) or set (*sbr*) a bit
- Clear (*clrFlag*) or set (*setFlag*) a Flag bit in the Status Register SREG by name (I, T, H, S, V, N, Z, C) or bit (*bclr*, *bst*).

REGISTER DIRECT

In the following figures, *OP* means the operation code part of the instruction word. To simplify, not all figures show the exact location of the addressing bits. To generalize, the absolute register *RAMEND* and *FLASHEND* have been used to represent the highest location in data and program space.



source & destination
r16 = r16 + r17

LOAD-STORE PROGRAM EXAMPLE

Write an Assembly program to add two 8-bit numbers.

C = A + B

```
lds r16, A ; 1. Load variables
lds r17, B
add r16, r17 ; 2. Do something
sts C, r16 ; 3. Store answer
```

- Identify the operation, source operand, destination operand in the first *Data Transfer* instruction.
- Identify the source/destination operand in the *Arithmetic and Logic* (ALU) instruction.
- What addressing mode is used by the source operand, in the first instruction?
- Show contents of Flash Program Memory (mnemonics)
- Show contents of SRAM Data Memory, assuming variables are stored in sequential memory locations starting at address 0100₁₆.
- Modify the program to leave register *r16* unchanged by making a copy (use *r15*).