


# AVR<sup>®</sup>

8-bit Microcontrollers

# AVR32<sup>®</sup>

32-bit Microcontrollers and Application Processors




➔ *Control Transfer*  
February 2009



Everywhere You Are<sup>®</sup>

## AVR Control Transfer - Looping

### READING



While our textbook covers ANSI C Control Flow in Section 2.5, it does not address control transfer (branching and looping) in Assembly. Alternative sources of information that touch on this subject include:

1. Chapter 6 "General-Purpose Input/Output" *except* Section 6.3 Accessing GPIO Line in C [Introduction to Embedded Systems: Using ANSI C and the Arduino Development Environment \(Synthesis Lectures on Digital\)](#) by David Russell and Mitchell Thornton.
2. Introduction to AVR assembler programming for beginners, Controlling sequential execution of the program [http://www.avr-asm-tutorial.net/avr\\_en/beginner/JUMP.html](http://www.avr-asm-tutorial.net/avr_en/beginner/JUMP.html)
3. AVR Assembler User Guide [http://www.atmel.com/dyn/resources/prod\\_documents/doc1022.pdf](http://www.atmel.com/dyn/resources/prod_documents/doc1022.pdf)

# CONTENTS

<b>Reading</b> .....	2
<b>Contents</b> .....	3
Design Objective .....	4
My Design Steps .....	4
CSULB Proto-Shield Schematic .....	8
Configure GPIO Ports .....	9
Button Debounce.....	10
Conditional Branch Summary .....	13
ATmega328P Instruction Set .....	14

## DESIGN OBJECTIVE

When the user presses the button, read first 3 switches (least significant), if the number is less than or equal to 5 then calculate factorial. If greater than 5 turn on decimal point. Display the least significant 4 bits of the answer.

## MY DESIGN STEPS

### Step 1: Initialized Ports

```
; Disable interrupts and configure stack pointer for 328P
cli

; Initialize Switches with Pull-up resistors and Test LEDs
in   r16,DDRC          // input Port C Data Direction Register (0x07) for switches 5 to 0
cbr  r16,0b00111111 // define bits 5 to 0 as input (clear bit register)
out  DDRC,r16         // output

in   r16,PORTC        // input Port C Register (0x08) for switches 5 to 0
sbr  r16,0b00111111 // add pull-up resistors (PUR)
out  PORTC,r16       // output

in   r16,DDRD        // input Port D Data Direction Register (0x0A) for switches 7 to 6
cbr  r16,0b11000000 // define bits 7 to 6 as input (clear)
out  DDRD,r16        // output

in   r16,PORTD       // input Port D Register (0x0B) for switches 7 to 6
sbr  r16,0b11000000 // add pull-up resistors (PUR)
out  PORTD,r16       // output

; Initialize SPI Port and Test LEDs
in   r16,DDRB        // Input from Port B Data Direction Register (DDRB) at i/o address 0x04
sbr  r16,0b00101111 // Set PB5, PB3, PB2 (SCK, MOSI, SS) and PB1, PB0 (TEST LEDs) as outputs
out  DDRB,r16        // Output to Port B Data Direction Register (DDRB) at i/o address 0x04

in   r16,PORTB       // input Port B Register (0x05) bit 2 (SS) at i/o address 0x05
cbr  r16,0b00000111 // bit 1 (TEST LED1), bit 0 (TEST LED0)
out  PORTB,r16       // output

ldi  r16,0b01010001 // Set SPCR Enable (SPE) bit 6, Master (MSTR) bit 4,
                        // clock rate fck/16 (SPR1 = 0, SPR0 = 1)
out  SPCR,r16        // Output to SPI Control Register (SPCR) at i/o address 0x2c
```

**Step 2: Turned on LED 0 to indicate initialization complete**

```
sbi    PORTB, 0    // Turn on LED 0
```

**Step 3: Wrote code to pulse the clock**

```
start:
    cbi    PORTD, 5
    sbi    PORTD, 5
```

**Step 4: Read in pin waiting for button to be pressed (Loop Example 1)**

```
// check button
    sbic   PIND, 2
    rjmp  start
```

**Step 5: Need to filter out Bounce (Loop Example 2)**

```
delay_50:
    ldi    r16, 0    // 256
wait:
    dec    r16        // 1 clock cycle
    brne   wait      // + 2 cycle if true, 1 cycles if false
// 3 cycles x 256 - 1 = 599 x 1/16 MHz = 48 usec
```

Maximum delay that could be generated was only 48 usec

**Step 6: Added a NOP instruction, max delay was now 64 usec**

Set delay for nice even number of 50 usec

```
delay_50:
    ldi    r16, 200  // 200 = 0xC8
wait:
    nop                    // 1 clock cycle
    dec    r16            // 1 clock cycle
    brne   wait          // + 2 cycle if true, 1 cycles if true
// 4 cycles x 200 - 1 = 799 x 1/16 MHz = 50 usec
```

**Step 7: Made an outside loop of 10 (Loop Example 3)**

```
delay_500:
    ldi    r17, 10
delay_50:
    ldi    r16, 200  // 200 = 0xC8
wait:
    nop                    // 1 clock cycle
    dec    r16            // 1 clock cycle
    brne   wait          // + 2 cycle if true, 1 cycles if true
// 4 cycles x 200 - 1 = 799 x 1/16 MHz = 50 usec
    dec    r17
```

```
    brne    delay_50    // 10 x 50 usec = 500 us (approx)
```

**Step 8: Converted loop to a subroutine so I could change condition to button release.**

```
; -----  
Delay500:  
    push    r16  
    push    r17  
  
    ldi     r17, 10     // was 10  
delay_50:  
    ldi     r16, 200    // 200 = 0xC8  
wait:  
    nop                    // 1 clock cycle  
    dec     r16          // 1 clock cycle  
    brne    wait        // + 2 cycle if true, 1 cycles if true  
                    // 4 cycles x 200 - 1 = 799 x 1/16 MHz = 50 usec  
  
    dec     r17  
    brne    delay_50    // 10 x 50 usec = 500 us (approx)  
  
    dec     r18  
    brne    delay_500  // 10 x 50 usec = 500 us (approx)  
  
    pop     r17  
    pop     r16  
ret
```

**Step 9: Check for button pressed and then released**

```
start:  
    cbi     PORTD, 5  
    sbi     PORTD, 5  
  
// check button down  
    sbic    PIND, 2  
    rjmp    start  
  
    rcall   Delay500    // remove bounce  
check_button:  
    cbi     PORTD, 5  
    sbi     PORTD, 5  
  
// check button up  
    sbis    PIND, 2  
    rjmp    check_button  
    rcall   Delay500    // remove bounce
```

### Step 10: Read Switch and check if less than or equal to 5

```
in      r16, PINC
cbr     r16, 0b11110000 // clear undefined bits

cpi     r16, 6          // no unsigned less than or equal to 5
brlo    factorial
// error condition
ldi     r16, 0x80      // decimal point
mov     r8, r16
rcall   writeDisplay
rjmp    start
```

### Step 11: Calculate Factorial (Loop Example 4)

```
factorial:
ldi     r17, 1
mov     r0, r17
calculate:
mul     r0, r16        // r1:r0 = r0 x r16
dec     r16
brne    calculate
```

### Step 12: Convert least significant nibble to 7-segment display (Flash Program Indirect Addressing Mode)


```
display_answer:
ldi     r16, 0b00001111 // limit to least significant nibble
and     r0, r16

ldi     ZL, low(table<<1) // load address of look-up
ldi     ZH, high(table<<1)
clr     r1
add     ZL, r0
adc     ZH, r1
lpm     spi7SEG, Z

rcall   writeDisplay
rjmp    start

//          gfedcba    gfedcba    gfedcba    gfedcba    gfedcba    gfedcba
table: .DB 0b00111111, 0b00000110, 0b01011011, 0b01001111, 0b01100110, 0b01101101
//          0          1          2          3          4          5
//          .DB 0b01111101, 0b00000111, 0b01111111, 0b01100111, 0b01110111, 0b01111100
//          6          7          8          9          A          B
//          .DB 0b00111001, 0b01011110, 0b01111001, 0b01110001
//          C          D          E          F
```

# CSULB PROTO-SHIELD SCHEMATIC




1/11/10




## CONFIGURE GPIO PORTS

DDxn	PORTxn	PUD (in MCUCR)	I/O	Pull-up	Comment
0	0	X	Input	No	Tri-state (Hi-Z)
0	1	0	Input	Yes	Pxn will source current if ext. pulled low.
0	1	1	Input	No	Tri-state (Hi-Z)
1	0	X	Output	No	Output Low (Sink)
1	1	X	Output	No	Output High (Source)

## BUTTON DEBOUNCE



[http://myweb.wit.edu/johnsont/Classes/515/Elec515QLab7\\_Debounce.htm](http://myweb.wit.edu/johnsont/Classes/515/Elec515QLab7_Debounce.htm)



<http://generichid.sourceforge.net/buttonbounceDSO.png>

## DEBOUNCE

In the capture above (red waveform), the button bounces for about 400us. We will design a delay of approx. 500 us to remove this noise.

### Small Loop

```
wait:
    ldi    r16, ____    // Loop Count
delay:
    dec    r16          // 1 clock cycle
    brne  delay        // + 2 cycle if true, 1 cycles if true
```

$$T_{\text{delay}} = (N_{\text{mc}} \times L_{\text{cnt}} - 1)T_{\text{clk}}$$

$T_{\text{delay}}$  = Delay generated by the loop

$T_{\text{clk}}$  = period of one machine cycle =  $1/F_{\text{clk}}$  (note: 1 machine cycle = 1 clock cycle) =  $1 / 16 \text{ MHz} = 0.0625 \text{ usec}$

$N_{\text{mc}}$  = number of machine cycles in 1 loop = 3

$L_{\text{cnt}}$  = number of times loop is run (loop count) = ?

### Calculate Maximum Delay

$L_{\text{cnt}} = 0$  which results in a count of 256

$T_{\text{max}} = (256 \times 3 - 1)(1/16 \text{ MHz}) = 48 \text{ usec}$  (approx)

Lets increase this delay by adding a nop instruction

### Add a NOP

$N_{\text{mc}}$  = number of machine cycles in 1 loop = 4

```
wait:
    ldi    r16, 0xC8    // 200
delay:
    nop                    // 1
    dec    r16          // 1 clock cycle
    brne  delay        // + 2 cycle if true, 1 cycles if true
```

$T_{\text{max}} = (256 \times 4 - 1)(1/16 \text{ MHz}) = 64 \text{ usec}$  (approx)

## DEBOUNCE - CONTINUED -

### Solve for Loop Count

$$Lcnt = (Tdelay/Tclk + 1)/Nmc = (Tdelay \times Fclk + 1)/Nmc$$

### Set Lcnt for a delay of 50 usec

$$Lcnt = (50 \times 16 + 1)/4 = 200$$

### Set Outside Loop Count

Create an outside loop with a count of 10 to give us an delay of approximately 500 usec

## CONDITIONAL BRANCH SUMMARY

Test	Boolean	Mnemonic	Complementary	Boolean	Mnemonic	Comment
Rd > Rr	$Z \cdot (N \oplus V) = 0$	BRLT <sup>(1)</sup>	Rd ≤ Rr	$Z + (N \oplus V) = 1$	BRGE*	Signed
Rd ≥ Rr	$(N \oplus V) = 0$	BRGE	Rd < Rr	$(N \oplus V) = 1$	BRLT	Signed
Rd = Rr	Z = 1	BREQ	Rd ≠ Rr	Z = 0	BRNE	Signed
Rd ≤ Rr	$Z + (N \oplus V) = 1$	BRGE <sup>(1)</sup>	Rd > Rr	$Z \cdot (N \oplus V) = 0$	BRLT*	Signed
Rd < Rr	$(N \oplus V) = 1$	BRLT	Rd ≥ Rr	$(N \oplus V) = 0$	BRGE	Signed
Rd > Rr	C + Z = 0	BRLO <sup>(1)</sup>	Rd ≤ Rr	C + Z = 1	BRSH*	Unsigned
Rd ≥ Rr	C = 0	BRSH/BRCC	Rd < Rr	C = 1	BRLO/BRCS	Unsigned
Rd = Rr	Z = 1	BREQ	Rd ≠ Rr	Z = 0	BRNE	Unsigned
Rd ≤ Rr	C + Z = 1	BRSH <sup>(1)</sup>	Rd > Rr	C + Z = 0	BRLO*	Unsigned
Rd < Rr	C = 1	BRLO/BRCS	Rd ≥ Rr	C = 0	BRSH/BRCC	Unsigned
Carry	C = 1	BRCS	No carry	C = 0	BRCC	Simple
Negative	N = 1	BRMI	Positive	N = 0	BRPL	Simple
Overflow	V = 1	BRVS	No overflow	V = 0	BRVC	Simple
Zero	Z = 1	BREQ	Not zero	Z = 0	BRNE	Simple

Note: 1. Interchange Rd and Rr in the operation before the test, i.e., CP Rd,Rr → CP Rr,Rd

Source: [http://www.atmel.com/dyn/resources/prod\\_documents/doc0856.pdf](http://www.atmel.com/dyn/resources/prod_documents/doc0856.pdf) page 10  
<http://apachepersonal.miun.se/~mathje/ET014G/Lectures/F3-AVR.pdf>

# ATMEGA328P INSTRUCTION SET<sup>1</sup>

Mnemonics	Operands	Description	Operation	Flags	#Clocks
<b>ARITHMETIC AND LOGIC INSTRUCTIONS</b>					
ADD	Rd, Rr	Add two Registers	$Rd \leftarrow Rd + Rr$	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADIW	RdI,K	Add Immediate to Word	$RdH;RdL \leftarrow RdH;RdL + K$	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	$Rd \leftarrow Rd - Rr$	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	$Rd \leftarrow Rd - K$	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	$Rd \leftarrow Rd - Rr - C$	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	$Rd \leftarrow Rd - K - C$	Z,C,N,V,H	1
SBIW	RdI,K	Subtract Immediate from Word	$RdH;RdL \leftarrow RdH;RdL - K$	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	$Rd \leftarrow Rd \wedge Rr$	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	$Rd \leftarrow Rd \wedge K$	Z,N,V	1
OR	Rd, Rr	Logical OR Registers	$Rd \leftarrow Rd \vee Rr$	Z,N,V	1
ORI	Rd, K	Logical OR Register and Constant	$Rd \leftarrow Rd \vee K$	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z,N,V	1
COM	Rd	One's Complement	$Rd \leftarrow 0xFF - Rd$	Z,C,N,V	1
NEG	Rd	Two's Complement	$Rd \leftarrow 0x00 - Rd$	Z,C,N,V,H	1
SBR	Rd,K	Set Bit(s) in Register	$Rd \leftarrow Rd \vee K$	Z,N,V	1
CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \wedge (0xFF - K)$	Z,N,V	1
INC	Rd	Increment	$Rd \leftarrow Rd + 1$	Z,N,V	1
DEC	Rd	Decrement	$Rd \leftarrow Rd - 1$	Z,N,V	1
TST	Rd	Test for Zero or Minus	$Rd \leftarrow Rd \wedge Rd$	Z,N,V	1
CLR	Rd	Clear Register	$Rd \leftarrow Rd \oplus Rd$	Z,N,V	1
SER	Rd	Set Register	$Rd \leftarrow 0xFF$	None	1
MUL	Rd, Rr	Multiply Unsigned	$R1;R0 \leftarrow Rd \times Rr$	Z,C	2
MULS	Rd, Rr	Multiply Signed	$R1;R0 \leftarrow Rd \times Rr$	Z,C	2
MULSU	Rd, Rr	Multiply Signed with Unsigned	$R1;R0 \leftarrow Rd \times Rr$	Z,C	2
FMUL	Rd, Rr	Fractional Multiply Unsigned	$R1;R0 \leftarrow (Rd \times Rr) \lll 1$	Z,C	2
FMULS	Rd, Rr	Fractional Multiply Signed	$R1;R0 \leftarrow (Rd \times Rr) \lll 1$	Z,C	2
FMULSU	Rd, Rr	Fractional Multiply Signed with Unsigned	$R1;R0 \leftarrow (Rd \times Rr) \lll 1$	Z,C	2
<b>BRANCH INSTRUCTIONS</b>					
RJMP	k	Relative Jump	$PC \leftarrow PC + k + 1$	None	2
IJMP		Indirect Jump to (Z)	$PC \leftarrow Z$	None	2
JMP <sup>(1)</sup>	k	Direct Jump	$PC \leftarrow k$	None	3
RCALL	k	Relative Subroutine Call	$PC \leftarrow PC + k + 1$	None	3
ICALL		Indirect Call to (Z)	$PC \leftarrow Z$	None	3
CALL <sup>(1)</sup>	k	Direct Subroutine Call	$PC \leftarrow k$	None	4
RET		Subroutine Return	$PC \leftarrow STACK$	None	4
RETI		Interrupt Return	$PC \leftarrow STACK$	I	4
CPSE	Rd,Rr	Compare, Skip if Equal	if $(Rd = Rr)$ $PC \leftarrow PC + 2$ or $3$	None	1/2/3
CP	Rd,Rr	Compare	$Rd - Rr$	Z,N,V,C,H	1
CPC	Rd,Rr	Compare with Carry	$Rd - Rr - C$	Z,N,V,C,H	1
CPI	Rd,K	Compare Register with Immediate	$Rd - K$	Z,N,V,C,H	1
SBRC	Rr, b	Skip if Bit in Register Cleared	if $(Rr(b)=0)$ $PC \leftarrow PC + 2$ or $3$	None	1/2/3
SBRS	Rr, b	Skip if Bit in Register is Set	if $(Rr(b)=1)$ $PC \leftarrow PC + 2$ or $3$	None	1/2/3
SBIC	P, b	Skip if Bit in I/O Register Cleared	if $(P(b)=0)$ $PC \leftarrow PC + 2$ or $3$	None	1/2/3
SBIS	P, b	Skip if Bit in I/O Register is Set	if $(P(b)=1)$ $PC \leftarrow PC + 2$ or $3$	None	1/2/3
BRBS	s, k	Branch if Status Flag Set	if $(SREG(s) = 1)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRBC	s, k	Branch if Status Flag Cleared	if $(SREG(s) = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BREQ	k	Branch if Equal	if $(Z = 1)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRNE	k	Branch if Not Equal	if $(Z = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRCS	k	Branch if Carry Set	if $(C = 1)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRCC	k	Branch if Carry Cleared	if $(C = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRSH	k	Branch if Same or Higher	if $(C = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRLO	k	Branch if Lower	if $(C = 1)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRMI	k	Branch if Minus	if $(N = 1)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRPL	k	Branch if Plus	if $(N = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRGE	k	Branch if Greater or Equal, Signed	if $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRLT	k	Branch if Less Than Zero, Signed	if $(N \oplus V = 1)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRHS	k	Branch if Half Carry Flag Set	if $(H = 1)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRHC	k	Branch if Half Carry Flag Cleared	if $(H = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRTS	k	Branch if T Flag Set	if $(T = 1)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRTC	k	Branch if T Flag Cleared	if $(T = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRVS	k	Branch if Overflow Flag is Set	if $(V = 1)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRVC	k	Branch if Overflow Flag is Cleared	if $(V = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2

<sup>1</sup> Source: ATmega328P Data Sheet [http://www.atmel.com/dyn/resources/prod\\_documents/8161S.pdf](http://www.atmel.com/dyn/resources/prod_documents/8161S.pdf) Chapter 31 Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks
BRIE	k	Branch if Interrupt Enabled	$\text{if } (I = 1) \text{ then PC} \leftarrow \text{PC} + k + 1$	None	1/2
BRID	k	Branch if Interrupt Disabled	$\text{if } (I = 0) \text{ then PC} \leftarrow \text{PC} + k + 1$	None	1/2
<b>BIT AND BIT-TEST INSTRUCTIONS</b>					
SBI	P,b	Set Bit in I/O Register	$I/O(P,b) \leftarrow 1$	None	2
CBI	P,b	Clear Bit in I/O Register	$I/O(P,b) \leftarrow 0$	None	2
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1
ROL	Rd	Rotate Left Through Carry	$Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7)$	Z,C,N,V	1
ROR	Rd	Rotate Right Through Carry	$Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0)$	Z,C,N,V	1
ASR	Rd	Arithmetic Shift Right	$Rd(n) \leftarrow Rd(n+1), n=0..6$	Z,C,N,V	1
SWAP	Rd	Swap Nibbles	$Rd(3..0) \leftarrow Rd(7..4), Rd(7..4) \leftarrow Rd(3..0)$	None	1
BSET	s	Flag Set	$SREG(s) \leftarrow 1$	SREG(s)	1
BCLR	s	Flag Clear	$SREG(s) \leftarrow 0$	SREG(s)	1
BST	Rr, b	Bit Store from Register to T	$T \leftarrow Rr(b)$	T	1
BLD	Rd, b	Bit load from T to Register	$Rd(b) \leftarrow T$	None	1
SEC		Set Carry	$C \leftarrow 1$	C	1
CLC		Clear Carry	$C \leftarrow 0$	C	1
SEN		Set Negative Flag	$N \leftarrow 1$	N	1
CLN		Clear Negative Flag	$N \leftarrow 0$	N	1
SEZ		Set Zero Flag	$Z \leftarrow 1$	Z	1
CLZ		Clear Zero Flag	$Z \leftarrow 0$	Z	1
SEI		Global Interrupt Enable	$I \leftarrow 1$	I	1
CLI		Global Interrupt Disable	$I \leftarrow 0$	I	1
SES		Set Signed Test Flag	$S \leftarrow 1$	S	1
CLS		Clear Signed Test Flag	$S \leftarrow 0$	S	1
SEV		Set Twos Complement Overflow	$V \leftarrow 1$	V	1
CLV		Clear Twos Complement Overflow	$V \leftarrow 0$	V	1
SET		Set T in SREG	$T \leftarrow 1$	T	1
CLT		Clear T in SREG	$T \leftarrow 0$	T	1
SEH		Set Half Carry Flag in SREG	$H \leftarrow 1$	H	1
CLH		Clear Half Carry Flag in SREG	$H \leftarrow 0$	H	1
<b>DATA TRANSFER INSTRUCTIONS</b>					
MOV	Rd, Rr	Move Between Registers	$Rd \leftarrow Rr$	None	1
MOVW	Rd, Rr	Copy Register Word	$Rd+1:Rd \leftarrow Rr+1:Rr$	None	1
LDI	Rd, K	Load Immediate	$Rd \leftarrow K$	None	1
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	2
LD	Rd, X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, -X	Load Indirect and Pre-Dec.	$X \leftarrow X - 1, Rd \leftarrow (X)$	None	2
LD	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	None	2
LD	Rd, Y+	Load Indirect and Post-Inc.	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LD	Rd, -Y	Load Indirect and Pre-Dec.	$Y \leftarrow Y - 1, Rd \leftarrow (Y)$	None	2
LDD	Rd, Y+q	Load Indirect with Displacement	$Rd \leftarrow (Y + q)$	None	2
LD	Rd, Z	Load Indirect	$Rd \leftarrow (Z)$	None	2
LD	Rd, Z+	Load Indirect and Post-Inc.	$Rd \leftarrow (Z), Z \leftarrow Z + 1$	None	2
LD	Rd, -Z	Load Indirect and Pre-Dec.	$Z \leftarrow Z - 1, Rd \leftarrow (Z)$	None	2
LDD	Rd, Z+q	Load Indirect with Displacement	$Rd \leftarrow (Z + q)$	None	2
LDS	Rd, k	Load Direct from SRAM	$Rd \leftarrow (k)$	None	2
ST	X, Rr	Store Indirect	$(X) \leftarrow Rr$	None	2
ST	X+, Rr	Store Indirect and Post-Inc.	$(X) \leftarrow Rr, X \leftarrow X + 1$	None	2
ST	-X, Rr	Store Indirect and Pre-Dec.	$X \leftarrow X - 1, (X) \leftarrow Rr$	None	2
ST	Y, Rr	Store Indirect	$(Y) \leftarrow Rr$	None	2
ST	Y+, Rr	Store Indirect and Post-Inc.	$(Y) \leftarrow Rr, Y \leftarrow Y + 1$	None	2
ST	-Y, Rr	Store Indirect and Pre-Dec.	$Y \leftarrow Y - 1, (Y) \leftarrow Rr$	None	2
STD	Y+q, Rr	Store Indirect with Displacement	$(Y + q) \leftarrow Rr$	None	2
ST	Z, Rr	Store Indirect	$(Z) \leftarrow Rr$	None	2
ST	Z+, Rr	Store Indirect and Post-Inc.	$(Z) \leftarrow Rr, Z \leftarrow Z + 1$	None	2
ST	-Z, Rr	Store Indirect and Pre-Dec.	$Z \leftarrow Z - 1, (Z) \leftarrow Rr$	None	2
STD	Z+q, Rr	Store Indirect with Displacement	$(Z + q) \leftarrow Rr$	None	2
STS	k, Rr	Store Direct to SRAM	$(k) \leftarrow Rr$	None	2
LPM		Load Program Memory	$R0 \leftarrow (Z)$	None	3
LPM	Rd, Z	Load Program Memory	$Rd \leftarrow (Z)$	None	3
LPM	Rd, Z+	Load Program Memory and Post-Inc	$Rd \leftarrow (Z), Z \leftarrow Z + 1$	None	3
SPM		Store Program Memory	$(Z) \leftarrow R1:R0$	None	-
IN	Rd, P	In Port	$Rd \leftarrow P$	None	1
OUT	P, Rr	Out Port	$P \leftarrow Rr$	None	1
PUSH	Rr	Push Register on Stack	$STACK \leftarrow Rr$	None	2

Mnemonics	Operands	Description	Operation	Flags	#Clocks
POP	Rd	Pop Register from Stack	Rd ← STACK	None	2
<b>MCU CONTROL INSTRUCTIONS</b>					
NOP		No Operation		None	1
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1
WDR		Watchdog Reset	(see specific descr. for WDR/timer)	None	1
BREAK		Break	For On-chip Debug Only	None	N/A

Note: 1. These instructions are only available in ATmega168PA and ATmega328P.