## $A / R$

8-bit Microcontrollers

32-bit Microcontrollers and Application Processors


7 Introduction to AVR Assembly Language Programming II
February 2009
Everywhere You Are ${ }^{\bullet}$

## Contents

Instruction Set Architecture (Review). ..... 3
Instruction Set (Review). .....  4
SREG - AVR Status Register (Review) .....  5
Control Transfer (Branch) Instructions ..... 6
Conditional Branch Summary .....  .7
Control Transfer (Branch) Examples .....  8
Example \#1 Lab 4 - Direction Finder and Testing SREG Bits .....  8
Example \#2 Lab 5 - WhichWay and Testing SREG Bit T. ..... 10
Example \#3 Lab 5-InForest and Compare Immediate Instruction ..... 12
Example \#3 Lab 5 - InForest and Compare Immediate Instruction - Continued - ..... 13
Example \#4 Lab 6 - Test HitWall and tst Instruction ..... 14
Example \#5 Lab 7 - Test Paws ..... 15
Appendix A - ATmega328P Instruction Set ..... 16
Appendix B - Arduino Proto-Shield Schematic ..... 19

## Instruction Set Architecture (Review)

The Instruction Set Architecture (ISA) of a microprocessor includes all the registers that are accessible to the programmer. In other words, registers that can be modified by the instruction set of the processor. With respect to the AVR CPU illustrated in Figure 2-2, these ISA registers include the $32 \times 8$-bit general purpose resisters, status resister (SREG), the stack pointer (SP), and the program counter (PC)

Data Transfer instructions are used to load and store data to the General Purpose Registers, also known as the Register File. Exceptions are the push and pop instructions which modify the Stack Pointer. By definition these instructions do not modify the status register (SREG).

Arithmetic and Logic Instructions plus Bit and Bit-Test Instructions use the ALU to operate on the data contained in the general purpose registers. Flags contained in the status register (SREG) provide important information concerning the results of these operations. For example, if you are adding two signed numbers together, you will want to know if the answer is correct. The state of the overflow flag (OV) bit within SREG gives you the answer to this question ( $1=$ error, 0 no error).

As the AVR processor fetches and executes instructions it automatically increments the program counter (PC) so it always points at the next instruction to be executed. Control Transfer Instructions allow you to change the contents of the PC either conditionally or unconditionally. Continuing our example if an error results from adding two signed numbers together we may want to conditionally $(O V=1)$ branch to an error handling routine.


[^0]
## Instruction Set (Review)

The Instruction Set of our AVR processor can be functionally divided (or classified) into the following parts:

- Data Transfer Instructions
- Arithmetic and Logic Instructions
- Bit and Bit-Test Instructions
- Control Transfer (Branch) Instructions
- MCU Control Instructions

SREG - AVR Status Register ${ }^{2}$ (REVIEW)

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x3F (0x5F) | I | T | H | S | V | N | Z | C | SREG |
| Read/Write | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |
| Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |

Non ALU

- Bit 7 - I: Global Interrupt Enable

The Global Interrupt Enable bit must be set for the interrupts to be enabled. The individual interrupt enable control is then performed in separate control registers. The I-bit is cleared by hardware after an interrupt has occurred, and is set by the reti instruction. The l-bit can also be set and cleared by the application with the sei and cli instructions.

- Bit 6 - T: Bit Copy Storage

The Bit Copy instructions bld (Bit LoaD) and bst (Bit STore) use the T-bit as source or destination. A bit from a register can be copied into $T\left(R_{b} \rightarrow T\right)$ by the bst instruction, and a bit in $T$ can be copied into a bit in a register ( $T \rightarrow R_{b}$ ) by the bld instruction.

## ALU

Signed two's complement arithmetic

- Bit 4 - S: Sign Bit, $\mathbf{S}=\mathbf{N}$ ( $) \mathbf{V}$

Bit set if answer is negative with no errors or if both numbers were negative and error occurred, zero otherwise.

- Bit 3 - V: Two's Complement Overflow Flag

Bit set if error occurred as the result of an arithmetic operation, zero otherwise.

- Bit 2 - N: Negative Flag

Bit set if result is negative, zero otherwise.
Unsigned arithmetic

- Bit 5 - H: Half Carry Flag

Carry from least significant nibble to most significant nibble. Half Carry is useful in BCD arithmetic.

- Bit 0-C: Carry Flag

The Carry Flag C indicates a carry in an arithmetic operation. Bit set if error occurred as the result of an unsigned arithmetic operation, zero otherwise.
Arithmetic and Logical

- Bit 1 - Z: Zero Flag

The Zero Flag Z indicates a zero result in an arithmetic or logic operation.

[^1]
## Control Transfer (Branch) Instructions

## Compare and Test

```
cp, cpc, cpi, tst, bst
```

Unconditional

- Relative (1)

```
rjmp, rcall
jmp, call
ijmp, icall
ret, reti
```

Conditional

- Branch if (2) ...
- SREG Flag bit is clear (brFlagc) or set (brFlags) by name (I, T, H, S, V, N, Z, C) or bit (brbc, brbs).
- These SREG flag bits (I, T, H, S, V, N, Z, C) use more descriptive mnemonics.
$\checkmark$ Branch if equal (breq) or not equal (brne) test the $Z$ flag.
$\checkmark$ Unsigned arithmetic branch if plus (brpl) or minus (brmi) test the $N$ flag, while branch if same or higher (brsh) or lower ( brlo ), test the C flag and are equivalent to brcc and brcs respectively.
$\checkmark$ Signed 2's complement arithmetic branch if number is less than zero (brlt) or greater than or equal to zero (brge) test the S flag
- Skip if ...
- Bit (b) in a register is clear (sbrc) or set (sbrs).
- Bit (b) in I/O register is clear (sbic) or set (sbis). Limited to I/O addresses 0-31

Note:

1. Branch relative to $\mathrm{PC}+\left(-2^{\mathrm{k}-1} \Rightarrow 2^{\mathrm{k}-1}-1\right.$, where $\left.\mathrm{k}=12\right)+1 \Rightarrow \mathrm{PC}-2047$ to $\mathrm{PC}+2048$, within 16 K word address space of ATmega328P
2. All branch relative to $P C+\left(-2^{k-1} \Rightarrow 2^{k-1}-1\right.$, where $\left.k=7\right)+1 \Rightarrow P C-64$ to $P C+63$, within 16 K word address space of ATmega328P

Conditional Branch Summary

| Test | Boolean | Mnemonic | Complementary | Boolean | Mnemonic | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{Rd}>\mathrm{Rr}$ | $\mathrm{Z} \cdot(\mathrm{N} \oplus \mathrm{V})=0$ | BRLT ${ }^{(1)}$ | $\mathrm{Rd} \leq \mathrm{Rr}$ | $\mathrm{Z}+(\mathrm{N} \oplus \mathrm{V})=1$ | BRGE* | Signed |
| $\mathrm{Rd} \geq \mathrm{Rr}$ | $(\mathrm{N} \oplus \mathrm{V})=0$ | BRGE | $\mathrm{Rd}<\mathrm{Rr}$ | $(\mathrm{N} \oplus \mathrm{V})=1$ | BRLT | Signed |
| $\mathrm{Rd}=\mathrm{Rr}$ | $\mathrm{Z}=1$ | BREQ | $\mathrm{Rd} \neq \mathrm{Rr}$ | $\mathrm{Z}=0$ | BRNE | Signed |
| $\mathrm{Rd} \leq \mathrm{Rr}$ | $\mathrm{Z}+(\mathrm{N} \oplus \mathrm{V})=1$ | BRGE ${ }^{(1)}$ | $\mathrm{Rd}>\mathrm{Rr}$ | $\mathrm{Z} \cdot(\mathrm{N} \oplus \mathrm{V})=0$ | BRLT* | Signed |
| $\mathrm{Rd}<\mathrm{Rr}$ | $(\mathrm{N} \oplus \mathrm{V})=1$ | BRLT | $\mathrm{Rd} \geq \mathrm{Rr}$ | $(\mathrm{N} \oplus \mathrm{V})=0$ | BRGE | Signed |
| $\mathrm{Rd}>\mathrm{Rr}$ | $\mathrm{C}+\mathrm{Z}=0$ | BRLO ${ }^{(1)}$ | $\mathrm{Rd} \leq \mathrm{Rr}$ | $C+Z=1$ | BRSH* | Unsigned |
| $\mathrm{Rd} \geq \mathrm{Rr}$ | $\mathrm{C}=0$ | BRSH/BRCC | $\mathrm{Rd}<\mathrm{Rr}$ | $C=1$ | BRLO/BRCS | Unsigned |
| $\mathrm{Rd}=\mathrm{Rr}$ | $\mathrm{Z}=1$ | BREQ | $\mathrm{Rd} \neq \mathrm{Rr}$ | $\mathrm{Z}=0$ | BRNE | Unsigned |
| $\mathrm{Rd} \leq \mathrm{Rr}$ | $C+Z=1$ | BRSH ${ }^{(1)}$ | $\mathrm{Rd}>\mathrm{Rr}$ | $\mathrm{C}+\mathrm{Z}=0$ | BRLO* | Unsigned |
| $\mathrm{Rd}<\mathrm{Rr}$ | $\mathrm{C}=1$ | BRLO/BRCS | $\mathrm{Rd} \geq \mathrm{Rr}$ | C $=0$ | BRSH/BRCC | Unsigned |
| Carry | $\mathrm{C}=1$ | BRCS | No carry | $\mathrm{C}=0$ | BRCC | Simple |
| Negative | $\mathrm{N}=1$ | BRMI | Positive | $\mathrm{N}=0$ | BRPL | Simple |
| Overflow | $\mathrm{V}=1$ | BRVS | No overflow | $\mathrm{V}=0$ | BRVC | Simple |
| Zero | $\mathrm{Z}=1$ | BREQ | Not zero | $\mathrm{Z}=0$ | BRNE | Simple |

Note: 1. Interchange Rd and Rr in the operation before the test, i.e., $\mathrm{CP} \mathrm{Rd}, \mathrm{Rr} \rightarrow \mathrm{CPRr}, \mathrm{Rd}$

Source: http://www.atmel.com/dyn/resources/prod documents/doc0856.pdf page 10 http://apachepersonal.miun.se/~mathje/ET014G/Lectures/F3-AVR.pdf

## Control Transfer (Branch) Examples

## Example \#1 Lab 4 - Direction Finder and Testing SREG Bits

Design a digital circuit with two (2) switches that will turn on one of the rooms 4 LED segments indicating the direction you want your bear to walk.


Table 4.5
Direction to Segment Conversion Table


Figure 5.2 Programmer's Reference Card

```
; ----------------------------
; -- I Know the Way to Go --
; Called from main program
; Input: dir bits 1 and 0 Outputs: spi7SEG register bits seg g, seg f, seg b, seg a
; No other registers or status register flags are modified by this Subroutine
knowWay:
    push reg F
    in reg_F,SREG
    push work0
    push reg_A
    push reg B
    lds workO,dir // move direction bits into a working register
    // facing east (segment b)
    bst work0,0 // store r19 bit 0 into T
    bld reg_B,0 // load r16 bit 0 from T
    bst work0,1 // store r19 bit 1 into T
    bld reg_A,0 // load r17 bit 0 from T
    com reg_A // B = /A * B
    and reg_B,reg_A
    bst reg_B,0 // store r16 bit 0 into T
    bld spi7SEG,seg_b // load r8 bit 1 from T
    your direction code (circuit schematic) from this lab goes here
    pop reg_B
    pop reg_A
    pop work0
    out SREG,reg_F
    pop reg_F
    ret
```


## Example \#2 Lab 5 - WhichWay and Testing SREG Bit T

Using switches 3 and 2, located on Port C pins 3 and 2 respectively, input an action you want the bear to take. The three possible actions are do nothing, turnLeft, turnRight, and turnAround. Write a subroutine named WhichWay to take the correct action as defined by the following table.

| SW. 3 | SW. 2 | Action |
| :--- | :--- | :--- |
| DWN $=0$ | DWN $=0$ | show direction |
| DWN $=0$ | UP $=1$ | rcall turnRight |
| $U=1$ | $D W N=0$ | rcall turnLeft |
| $U=1$ | $U P=1$ | rcall turnAround |

Table 5.2 Truth Table of Turn Indicators


```
; -----------------------------
--- Which Way Do I Go? ---
; Called from main program
; Input: dir.1, dir.0 Outputs: dir.1, dir0
; No registers or flags are modified by this subroutine
whichWay:
    push reg F
    in reg_F,SREG
    push switch
    in switch, PINC // input port C pins (0x06) into register r7
    bst switch, 3 // store switch bit 3 into T
    brts cond_1X // branch if T is set
    bst switch, 2 // store switch bit 2 into T
    brts cond_01 // branch if T is set
cond_00:
    rjmp whichEnd
cond_01:
    rcall turnRight
    rjmp whichEnd
cond_1X:
    // branch based on the state of switch bit 2
    :
cond_10:
    :
cond_11:
    :
whichEnd:
    pop switch
    out SREG, reg_F
    pop reg_F
    ret
```


## Example \#3 Lab 5 - InForest and Compare Immediate Instruction

In this part of the lab you will write the inForest routine and learn more about the AVR Studio Simulator/Debugger. The inForest subroutine tells us if the bear is in the forest (i.e., has found his way out of the maze). The subroutine accomplishes this by checking the row the bear is currently in. The rows and columns of the maze are numbered from 0 to 19 (13h) starting in the upper left hand corner. When the bear has found his way out of the maze he is in row minus one ( -1 ). The subroutine is to return true ( $\mathrm{r} 25: \mathrm{r} 24!=0$ ) if the bear is in the forest and false ( $\mathrm{r} 25: \mathrm{r} 24==0$ ) otherwise. The register pair $\mathrm{r} 25: \mathrm{r} 24$ is where $\mathrm{C}++$ looks for return values for the BYTE data type.


## Example \#3 Lab 5 - InForest and Compare Immediate Instruction - Continued -

```
; ----------------------------
; ------- In Forest
; Called from whichWay subroutine
; Input: row Outputs: C++ return register (r24)
; No others registers or flags are modified by this subroutine
inForest:
    push reg_F // push any flags or registers modified
    in reg_F,SREG
    push work0
    lds work0,row
    test if bear is in the forest
endForest:
    clr r25 // zero extend
    pop work0 // pop any flags or registers placed on the
stack
    out SREG,reg_F
    pop reg_F
    ret
```


## Example \#4 Lab 6-Test HitWall and tst Instruction

To find out if pseudo-instruction hitwall works, write a subroutine named testHitWall. HitWall returns a non-zero value in register pair r25:24 if the answer is no and zero if the answer is yes. Send the yes/no answer to the question to two of the discrete LEDs on the Arduino Proto-Shield.

```
,------------------------------
; ------ Test hitWall ------
; Called from main program
; Input: none Outputs: spiLEDs bits 1 and 0
; No other registers or flags are modified by this subroutine
testHitWall:
    push reg_F
    in reg_F,SREG
    push wor\overline{k}0
    rcall hitWall
    mov work0, spiLEDS
    tst cppReg
    breq noWall
    sbr work0,0b00000010 // immediate instructions must use r16 to r31
    cbr work0,0b00000001
    rjmp overTheWall
noWall:
    sbr work0,0b00000001
    cbr work0,0b00000010
overTheWall:
    mov spiLEDS,work0
    pop work0
    out SREG,reg_F
    pop reg_F
    ret
```


## Example \#5 Lab 7 - Test Paws

Using the code from the previous example, write a new test code sequence in your whichWay subroutine to find out if pseudo-instructions rightPaw and leftPaw work. These pseudo-instructions return a non-zero value in register pair r25:24 if the answer is no and zero if the answer is yes. Send the yes/no answer to the question to two of the discrete LEDs on the Arduino Proto-Shield.

```
; - Test left & right paw --
; Lab }
; Called from whichWay program
; Input: none Outputs: spiLEDs bits 5 and 4 (left), 3 and 2 (right)
; No other registers or flags are modified by this subroutine
; ---------
testPaws:
    push reg_F
    in reg_F,SREG
    push work0
    rcall leftPaw
    mov work0, spiLEDS
    tst cppReg // cppReg & cppReg
    breq noLeftWall
    sbr work0,0b00100000
    cbr work0,0b00010000
    rjmp overTheLeftWall
noLeftWall:
    sbr work0,0b00010000
    cbr work0,0b00100000
overTheLeftWall:
    rcall rightPaw
    tst cppReg // cppReg & cppReg
    breq noRightWall
    sbr work0,0b00001000
    cbr work0,0b00000100
    rjmp overTheRightWall
noRightWall:
    sbr work0,0b00000100
    cbr work0,0b00001000
overTheRightWall:
mov spiLEDS,work0
pop work0
out SREG,reg F
pop reg_F
ret
```

Appendix A - ATmega328P Instruction Set ${ }^{3}$

| Mnemonics | Operands | Description | Operation | Flags | \#Clocks |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ARITHMETIC AND LOGIC INSTRUCTIONS |  |  |  |  |  |
| ADD | Rd, Rr | Add two Registers | $\mathrm{Rd}+$ Rd +Rr | Z.C.N.,., H | 1 |
| ADC | Rd, Rr | Add with Cary two Registers | $\mathrm{Rd}+\mathrm{Ad}+\mathrm{Ar}+\mathrm{C}$ | Z.C.N, , , H | 1 |
| ADIW | Ral. K | Add Immediate to Word | Rdh:Rdl + Rdah:Adl +K | Z,C,N,N, , S | 2 |
| SUB | Rd, Rr | Subtract two Registers | $\mathrm{Rd}+\mathrm{Ad}$ - Rr | Z.C.N, , , , H | 1 |
| subi | Rd, K | Subtract Constant from Register | Rd -Rd - K | Z.C.N., V., H | 1 |
| SBC | Rd, Rr | Subtract with Carry two Registers | $\mathrm{Rd}+\mathrm{Rd} \cdot \mathrm{Rr}-\mathrm{C}$ | Z,C,N, , , , H | 1 |
| SBCl | Rd, K | Subtract with Carry Constant trom Reg. | Rd + Rd- $-\mathrm{C}-\mathrm{C}$ | Z.C.N., , , H | 1 |
| SBIW | Ral. K | Subtract Immediate from Word | Rdh:Rdil - Radh:Adl - K | Z.C.N., V. S | 2 |
| AND | Rd, Rr | Logical AND Registers | $\mathrm{Rd}+$ ¢ $\mathrm{fd} \cdot \mathrm{Rr}$ | Z.N.V | 1 |
| ANDI | Rd, K | Logical AND Register and Constant | $\mathrm{Rd}+\mathrm{Rd} \cdot \mathrm{K}$ | Z.N.V | 1 |
| OR | Rd, Rr | Logical OR Registers | $\mathrm{Rd}+$ Rdv Rr | Z,N, V | 1 |
| ORI | Rd, K | Logical OR Register and Constant | Rd + Rd v $\mathrm{K}^{\text {d }}$ | Z.N,V | 1 |
| EOR | Rd, Rr | Exclusive OR Regisiters | $\mathrm{Rd}+\sim \mathrm{Ad} \oplus \mathrm{Rr}$ | Z.N.V | 1 |
| COM | Rd | One's Complement | Rd $-0 \times$ FF - Rd | Z.C.N. V | 1 |
| NEG | Rd | Two's Complement | Rd $+0 \times 00$ - Rd | Z.C.N., V, H | 1 |
| SBR | Rd, K | Set Bitis) in Register | Rd $\leftarrow$ Rdv K | Z,N,V | 1 |
| CBR | Rd, K | Clear Bitss) in Register | $\mathrm{Rd}+\mathrm{Rd} \cdot(0 \mathrm{xFF}-\mathrm{K})$ | Z.N, V | 1 |
| INC | Rd | Increment | $\mathrm{Rd}+\mathrm{Rd}+1$ | Z.N.V | 1 |
| DEC | Rd | Decrement | $\mathrm{Rd}+\mathrm{Rd}$-1 | Z.N.V | 1 |
| TST | Rd | Test for Zero or Minus | $\mathrm{Rd}+\ldots \mathrm{Ad} \cdot \mathrm{Rd}$ | Z.N, V | 1 |
| CLR | Rd | Clear Register | $\mathrm{Rd} \leftarrow \mathrm{Rd} \oplus \mathrm{Rd}$ | Z.N, V | 1 |
| SER | Rd | Set Register | Rd $+0 \times \mathrm{FF}$ | None | 1 |
| MUL | Rd, Rr | Mutiply Unsigned | $\mathrm{R1} 1: \mathrm{R} 0 \leftarrow \mathrm{Ad} \times \mathrm{Ar}$ | z.c | 2 |
| MULS | Rd, Rr | Multiply Signed | R1: $\mathrm{R} 0 \leftarrow \mathrm{Hd} \times \mathrm{Ar}$ | z.c | 2 |
| Mulsu | Rd, Rr | Muliply Signed with Unsigned | R1: $\mathrm{R} 0 \leftarrow \mathrm{Ad} \times \mathrm{Rr}$ | z.c | 2 |
| FMUL | Rd, Rr | Fractional Multiply Unsigned | $\mathrm{A} 1: \mathrm{R} 0+(\mathrm{Pd} \mathrm{x}$ Af $) \ll 1$ | z.c | 2 |
| FMULS | Rd, Rr | Fractional Multiply Signed | $\mathrm{R} 1: \mathrm{R} 0+(\mathrm{Pd} \times \mathrm{Af}) \ll 1$ | z.c | 2 |
| FMULSU | Rd, Rr | Fractional Multiply Signed with Unsigned | $\mathrm{R} 1: \mathrm{R} 0 \leftarrow(\mathrm{Rd} \times \mathrm{Af}) \ll 1$ | z.c | 2 |
| BRANCH INSTRUCTIONS |  |  |  |  |  |
| AJMP | k | Relative Jump | PC + PC +k +1 | None | 2 |
| INMP |  | Indirect Jump to (Z) | PC +Z | None | 2 |
| JMP( ${ }^{(1)}$ | k | Direct Jump | PC+k | None | 3 |
| ACALL | k | Relative Subroutine Call | $\mathrm{PC}+\mathrm{PC}+\mathrm{k}+1$ | None | 3 |
| ICALL |  | Indirect Call to (z) | $\mathrm{PC}+\mathrm{Z}$ | None | 3 |
| CALl ${ }^{(3)}$ | k | Direct Subroutine Call | PC + k | None | 4 |
| RET |  | Subroutine Return | PC+STACK | None | 4 |
| RETI |  | Interupt Return | PC+STACK | 1 | 4 |
| CPSE | Rd.Rr | Compare, Skip if Equal | ${ }^{i n}(\mathrm{Pd}=\mathrm{Ar}) \mathrm{PC}+\mathrm{PC}+2$ or 3 | None | 1/2/3 |
| CP | Rd,Rr | Compare | Rd-Ar | Z N.V.C.CH | 1 |
| CPC | Rd,Rr | Compare with Carry | Rd- Pr - C | Z $\mathrm{N}, \mathrm{NV,C,H}$ | 1 |
| CPI | Rd, K | Compare Register with Immediate | Rd-K | Z, N.V.,., H | 1 |
| SBRC | Rr, b | Skip it Bit in Register Cleared | $i f(\operatorname{Pr}(\mathrm{~b})=0) \mathrm{PC}+\mathrm{PC}+2$ or 3 | None | 1/2/3 |
| SBRS | Rr, b | Skip if Bit in Register is Set | if $(\mathrm{Pr}(\mathrm{l})=1) \mathrm{P}) \mathrm{PC}+\mathrm{PC}+2$ or 3 | None | 1/2/3 |
| SBIC | P. ${ }^{\text {b }}$ | Skip in in in VO Register Cleared | if $(\mathrm{P}(\mathrm{b})=0$ ) $\mathrm{PC}+\mathrm{PC}+2$ or 3 | None | 1/2/3 |
| SBls | P.b | Skip if Bit in U U Regegister is Set | if $(P(\mathrm{P})=11) \mathrm{PC}+\mathrm{PC}+2$ or 3 | None | 1/2/3 |
| BRBS | s,k | Branch ii Status Flag Set | if( SREG(s) $=1$ ) then PC + PC + + +1 | None | 1/2 |
| BRBC | s.k | Branchii Status Flag Cleared |  | None | 1/2 |
| BREO | k | Branch it Equal | ii $(\mathrm{Z}=1)$ then $\mathrm{PC}+\mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRNE | k | Branch in Not Equal | ii $(\mathrm{Z}=0$ ) then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRCS | k | Branchil Cary Set | $i$ i $(1)=1)$ then $P C+P C+k+1$ | None | 1/2 |
| BRCC | k | Branch if Cary Cleared | iif $(C=0)$ then $\mathrm{PC}+\mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRSH | k | Branch ii Same or Higher | if $(C=0)$ then $\mathrm{PC}+\mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRLO | k | Branch illower | ii $(C=1)$ then $\mathrm{PC}+\mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRM | k | Branch i M Minus | $i(\mathbb{N}=1)$ then $\mathrm{PC}+\mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BPPL | k | Branch if Plus | $i f(\mathbb{N}=0)$ then $\mathrm{PC}+\mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRGE | k | Branch if Greater or Equal, Signed | $\mathrm{i}(\mathbb{N} \oplus \mathrm{V}=0)$ then $\mathrm{PC}+\mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRLT | k | Branch il Less Than Zero, Signed | $i(\mathbb{N} \oplus \mathrm{~V}=1)$ then $\mathrm{PC}+\mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRHS | k | Branch ithalf Cary Flag Set | $i(1)=1)$ then $\mathrm{PC}+\mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRHC | k | Branch if Hall Carry Flag Cleared | $i(1)=0$ ) then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRTS | k | Branch it P Flag Set | if $(\mathrm{T}=1$ ) then $\mathrm{PC}+\mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRTC | k | Branch it Flag Cleared | $i(T)=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRVS | k | Branch if Overilow Flag is Set | if $(\mathrm{V}=1)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| Brva |  | Branchitionarlaw Flagis Claered | if $(\mathbb{N}=0$ Oithen $\mathrm{PC},-\mathrm{PC}+\mathrm{k}+1$ | None | $1 / 2$ |

[^2]| Mnemonics | Operands | Description | Operation | Flags | \#Clocks |
| :---: | :---: | :---: | :---: | :---: | :---: |
| BRIE | k | Branch if Interrupt Enabled | if $(1=1)$ then $\mathrm{PC}+\mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRID | k | Branch if Interupt Disabled | if $(1=0)$ then $P C+P C+k+1$ | None | 1/2 |
| BIT AND BIT-TEST INSTRUCTIONS |  |  |  |  |  |
| SBI | P.b | Set Bit in VO Register | $10(P, . b)+1$ | None | 2 |
| CBI | P.b | Clear Bit in UO Register | $10(P, \mathrm{~b}) \leftarrow 0$ | None | 2 |
| LSL | Rd | Logical Shit Left | $\mathrm{Rd}(\mathrm{n}+1) \leftarrow \mathrm{Rd}(\mathrm{n})$, $\mathrm{Ad}(0)+0$ | Z.C.N.V | 1 |
| LSR | Rd | Logical Shit Right | $\mathrm{Rd}(\mathrm{n})<\mathrm{Rd}(\mathrm{n}+1) . \mathrm{Ad}(7)+0$ | Z.C.N.V | 1 |
| ROL | Rd | Rotate Left Through Carry | $\mathrm{Rd}(0) \leftarrow \mathrm{C}, \mathrm{Rd}(\mathrm{n}+1) \leftarrow \mathrm{Rd}(\mathrm{n}), \mathrm{C} \leftarrow \mathrm{Rd}(7)$ | Z.C.N.V | 1 |
| HOR | Rd | Rotate Right Through Carry | $\mathrm{Rd}(7)+C . \mathrm{Ad}(\mathrm{n})+\mathrm{Rd}(\mathrm{n}+1) . \mathrm{C} \leftarrow \mathrm{Rd}(0)$ | Z.C.N., V | 1 |
| ASR | Rd | Arihtmetic Shit tight | Rd( $n$ ) - $\mathrm{Ad}(\mathrm{n}+1) \mathrm{n}=0.6$ | Z.C.N.V | 1 |
| SWAP | Rd | Swap Nibles | $\operatorname{Rd}(3.0) \leftarrow \operatorname{Rd}(7.4), \operatorname{Rd}(7.4) \leftarrow \operatorname{Rd}(3.0)$ | None | 1 |
| BSET | 5 | Flag Set | SREG(s) ¢ 1 | SREG(s) | 1 |
| BCLR | s | Flag Clear | SREG(s) $¢ 0$ | SREG(s) | 1 |
| BST | Rr, b | Bit Store from Register to $T$ | $T \leqslant$ Rr(b) | T | 1 |
| BLD | Rd, b | Bit load from $T$ to Register | Rd $(\mathrm{b})+\mathrm{T}$ | None | 1 |
| SEC |  | Set Carry | $\mathrm{C}+1$ | c | 1 |
| CLC |  | Clear Carry | $\mathrm{C}+0$ | c | 1 |
| SEN |  | Set Negative Flag | $\mathrm{N}+1$ | N | 1 |
| CLN |  | Clear Negative Flag | $\mathrm{N}+0$ | N | 1 |
| SEZ |  | Set Zero Flag | z+1 | z | 1 |
| CLZ |  | Clear Zero Flag | z+0 | z | 1 |
| SEI |  | Giobal Interrupt Enable | $1+1$ | 1 | 1 |
| CLI |  | Global Interrupt Disable | $1+0$ | 1 | 1 |
| SES |  | Set S Siped Test Flag | St1 | s | 1 |
| CLS |  | Clear Sipned Test Flag | S +0 | s | 1 |
| SEV |  | Set Twos Complement Overilow. | v ¢1 | v | 1 |
| CLV |  | Clear Twos Complement Overiliow | $\mathrm{V}+0$ | v | , |
| SET |  | Set T in SREG | T + 1 | T | 1 |
| CLT |  | Clear T in SREG | Tヶ0 | T | 1 |
| SEH |  | Set Hall Carry Flag in SREG | H+1 | H | 1 |
| CLH |  | Clear Halif Cary Flag in SREG | H+0 | H | 1 |
| DATA TRANSFER INSTRUCTIONS |  |  |  |  |  |
| MOV | Rd, Ar | Move Between Registers | $\mathrm{Rd}+\mathrm{Rr}$ | None | 1 |
| movw | Rd , Br | Copy Register Word | Rd $+1: \mathrm{Rd} \uparrow$ R $\mathrm{Rr}+1: \mathrm{Rr}$ | None | 1 |
| LDI | Rd, K | Load Immediate | Rd $\leftarrow \mathrm{K}$ | None | 1 |
| LD | Rd, X | Load lidirect | $\mathrm{Rd}+(\mathrm{x})$ | None | 2 |
| LD | Rd, $\mathrm{X}_{+}$ | Load Indirect and Post-lnc. | Rd $\leftarrow(x) \cdot X+x+1$ | None | 2 |
| LD | Rd, - X | Load Indirect and Pre-Dec. | $x+x-1, \mathrm{Rd}+(\mathrm{x})$ | None | 2 |
| LD | Rd, Y | Load Indirect | $\mathrm{Rd}+(\mathrm{Y})$ | None | 2 |
| LD | Rd, $\mathrm{Y}_{+}$ | Load Indirect and Post-linc. | Rd $\leftarrow(Y), Y \leftarrow Y+1$ | None |  |
| LD | Rd, $-Y$ | Load Indirect and Pre-Dec. | $Y \leftarrow Y-1, \mathrm{Rd}+(\mathrm{Y})$ | None | 2 |
| LDD | Rd, $\mathrm{Y}+\mathrm{q}$ | Load Indirect with Displacement | $\mathrm{Rd} \leftarrow(\mathrm{Y}+\mathrm{q})$ | None | 2 |
| LD | Rd, Z | Load lindirect | $\mathrm{Rd}+(\mathrm{z})$ | None | 2 |
| LD | Rd, $\mathrm{Z}+$ | Load Indirect and Post-Inc. | $\mathrm{Rd}+(\mathrm{Z}), \mathrm{Z}+\mathrm{Z}+1$ | None | 2 |
| LD | Rd, -z | Load Indirect and Pre-Dec. | $\mathrm{z} \leftarrow \mathrm{Z}-1, \mathrm{Rd}+(\mathrm{Z})$ | None | 2 |
| LDD | Rd, $\mathrm{Z}+\mathrm{q}$ | Load Indirect with Displacement | $\mathrm{Pd}+(\mathrm{z}+\mathrm{q})$ | None | 2 |
| LDS | Rd, k | Load Direct from SAAM | $\mathrm{Rd} \leftarrow(\mathrm{k})$ | None | 2 |
| ST | X, Rr | Store Indirect | $(\mathrm{x}) \leftarrow \mathrm{Rr}$ | None | 2 |
| ST | X , Ar | Store Indirect and Post-Inc. | (x) $-\mathrm{Rr}, \mathrm{x}+\mathrm{x}+1$ | None | 2 |
| ST | -X , Rr | Store Indirect and Pre-Dec. | $x \leftarrow x-1,(x) \leftarrow$ Rr | None | 2 |
| ST | Y, Rr | Store Indirect | $(\mathrm{M})+\mathrm{Rr}$ | None |  |
| ST | $Y$ Y, Ar | Store Indirect and Post-Inc. | (Y) - Rr, $Y+Y+1$ | None | , |
| ST | $-\mathrm{Y}, \mathrm{Rr}$ | Store Indirect and Pre-Dec. | $Y \leftarrow Y-1,(Y) \leftarrow$ Rr | None | 2 |
| STD |  | Store Indirect with Displacement | $(Y+\mathrm{q})+\mathrm{Rr}$ | None | 2 |
| ST | Z. Rr | Store Indirect | (z) -Rr | None | 2 |
| ST | Z , Rr | Store Indirect and Post-Inc. | (Z) - Rr, $\mathrm{Z}+\mathrm{Z}+1$ | None |  |
| ST | - Z , Rr | Store Indirect and Pre-Dec. | $\mathrm{Z}+\mathrm{Z}-1,(\mathrm{Z}) \leftarrow \mathrm{Rr}$ | None | 2 |
| STD | $\mathrm{Z}+\mathrm{q}, \mathrm{Rr}$ | Store Indirect with Displacement | $(z+q)+\operatorname{Rr}$ | None | 2 |
| STS | k, Rr | Store Direct to SRAM | $(\mathrm{k}) \leftarrow \mathrm{Rr}$ | None |  |
| LPM |  | Load Program Memory | $\mathrm{R} 0 \leftarrow(\mathrm{z})$ | None | 3 |
| LPM | Rd, $Z$ | Load Program Memory | $\mathrm{Ad}+(z)$ | None | 3 |
| LPM | Rd, Z + | Load Program Memory and Post-Inc | Rd + (z),$Z+Z+1$ | None | 3 |
| SPM |  | Store Program Memory | (Z) + R1: A 0 | None | . |
| IN | Rd, P | In Port | $\mathrm{Rd}+\mathrm{P}$ | None | 1 |
| OUT | P. Rr | Out Port | $\mathrm{P} \leftarrow \mathrm{Rr}$ | None | , |
| PUSH | Br | Push Register on Stack | STACK -Rr | None | 2 |


| Mnemonics | Operands | Description | Operation | Flags | \#Clocks |
| :---: | :---: | :---: | :---: | :---: | :---: |
| POP | Rd | Pop Register from Stack | Rd ¢ STACK | None | 2 |
| MCU CONTROL INSTRUCTIONS |  |  |  |  |  |
| NOP |  | No Operation |  | None | 1 |
| SLEEP |  | Sleep | (see specific descr. for Sleep function) | None | 1 |
| WDR |  | Watchdog Reset | (see specific descr. for WDRAtimer) | None | 1 |
| BREAK |  | Break | For On-chip Debug Only | None | N/A |

Note: 1. These instructions are only available in ATmega168PA and ATmega328P.

## Appendix B - Arduino Proto-Shield Schematic




[^0]:    ${ }^{1}$ Source: ATmega16 Data Sheet http://www.atmel.com/dyn/resources/prod documents/2466s.pdf page 3

[^1]:    ${ }^{2}$ Source: ATmega328P Data Sheet http://www.atmel.com/dyn/resources/prod documents/8161S.pdf Section 6.3 Status Register

[^2]:    ${ }^{3}$ Source: ATmega328P Data Sheet http://www.atmel.com/dyn/resources/prod documents/8161S.pdf Chapter 31 Instruction Set Summary

