


AVR[®]

8-bit Microcontrollers

AVR32[®]

32-bit Microcontrollers and Application Processors




➔ *Addressing Modes*
February 2009



Everywhere You Are[®]

Addressing Modes Part II – AVR Addressing Indirect

READING



[The AVR Microcontroller and Embedded Systems using Assembly and C\)](#)
by Muhammad Ali Mazidi, Sarmad Naimi, and Sepehr Naimi

Chapter 6: AVR Advanced Assembly Language Programming

Section 6.1: Introducing some more assembler directives

Section 6.3: Register Indirect Addressing Mode

Section 6.4: Look-up Table and Table Processing

CONTENTS

Reading	2
Contents	3
Working with Arrays	4
The X-register, Y-register, and Z-register – <i>Review</i>	5
Data Indirect	6
Data Indirect with Pre-decrement/Post-Increment	7
SRAM Data Indirect – Example 1 Base Address	8
SRAM Data Indirect – Example 2 8-bit Sum Looping	9
SRAM Data Indirect – Example 3 16-bit Sum Looping	10
SRAM Data Indirect– Example 4	11
Appendix A Data Indirect with Pre-decrement/Post-Increment – Instruction Encoding	12

WORKING WITH ARRAYS

- Here is a C++ code example which adds 5 numbers contained within array foo.
- Foo in computer science acts as a placeholder for any command, file, directory, variable, function, and procedure.
- Source: <http://www.cplusplus.com/doc/tutorial/arrays/>


```
// arrays example
#include <iostream>
using namespace std;

uint8_t foo[] = {16, 2, 77, 40, 107};
uint8_t n, result=0;

uint8_t addArray ()
{
    for ( n=0 ; n<5 ; ++n )
    {
        result += foo[n];
    }
    return result;
}
```

THE X-REGISTER, Y-REGISTER, AND Z-REGISTER – REVIEW


The registers R26..R31 have some added functions to their general purpose usage. These registers are 16-bit address pointers for indirect addressing of the data space. The three indirect address registers X, Y, and Z are defined as described here.




In the different addressing modes these address registers have functions as fixed displacement, automatic increment, and automatic decrement (see the instruction set reference for details).

DATA INDIRECT

```
ld    r16, X
st    X, r16
```




```
ldd   r4, Z+2
std   Y+2, r4
```




DATA INDIRECT WITH PRE-DECREMENT/POST-INCREMENT

```
ld    r16, -Y  
st    -Y, r16
```



```
ld    r4, Y+  
st    Y+, r4
```



SRAM DATA INDIRECT – EXAMPLE 1

BASE ADDRESS

C++ Code

```
uint8_t result, A[5] = {16, 2, 77, 40, 107};  
result = A[0];
```

Assembly Code

```
.DSEG  
A .BYTE 5  
.CSEG  
ldi XL, low(A)  
ldi XH, high(A)  
ld r24, X
```

SRAM

2-pass Assembler

Pass 1 ldi XL, low(A)

Pass 2 ldi XL, 00

Index

Base Address

Indirect Address

X [01 | 00] → 0x0100

0x0104

0x0103

0x0102

0x0101

0x0100

SRAM DATA INDIRECT – EXAMPLE 2

8-BIT SUM LOOPING

● C++ Code

```
uint8_t n, result, A[5] = {16, 2, 77, 40, 107};  
for ( n=0 ; n<5 ; n++ ){  
    result += A[n];  
}
```

● Assembly Code

.DSEG		SRAM Address	Byte	
A	.BYTE 5			
.CSEG		0x0104	107	0x6B
	ldi XL, low(A)			
	ldi XH, high(A)	0x0103	40	0x28
	clr r24			
	ldi r17, 0x05	0x0102	77	0x4D
loop:				
	ld r18, X+	0x0101	2	0x02
	add r24, r18			
	dec r17	0x0100	16	0x10
	brne loop			

The diagram illustrates the SRAM memory layout. A vertical stack of five boxes represents memory locations. The leftmost column shows the Base Address (0x0100) with an arrow pointing left. The rightmost column shows the Index (0x6B) with an arrow pointing up. The middle columns show the SRAM Address and the corresponding Byte value for each location.


SRAM DATA INDIRECT – EXAMPLE 3

16-BIT SUM LOOPING

C++ Code

```
uint16_t X, A[5] = {16, 2, 77, 40, 12071}; // 16-bit unsigned integer
for ( n=0 ; n<5 ; n++ ){
    result += A[n];
}
```

Assembly Code



SRAM DATA INDIRECT– EXAMPLE 4

- Write a program to display the 16-bit result of a 8 x 8 multiplication, where the result is stored in the r1:r0 register pair. Save result into SRAM using Little Endian byte ordering.

```
.DSEG
buffer:  .BYTE      4                // blink status

.CSEG
.ORG 0x0000


LoadBuffer:
    ldi    XL,low(buffer)           // load address of look-up
    ldi    XH,high(buffer)
    st     X+, r0
    swap  r0
    st     X+, r0
    st     X+, r1
    swap  r1
    st     X+, r1
    ret

DisplayBuffer:
    ldi    XL,low(buffer+4)         // load address of look-up
    ldi    XH,high(buffer+4)
    ldi    r20, 4
cont:
    ld     r0, -X
    rcall  BCD_to_7SEG
    rcall  Delay1S
    dec   r20
    brne  cont
    ret
```


APPENDIX A DATA INDIRECT WITH PRE-DECREMENT/POST-INCREMENT – INSTRUCTION ENCODING

	Rn
0000	
0001	Z+
0010	-Z
0100	see lpm
0101	see lpm
1001	Y+
1010	-Y
1100	X
1101	X+
1110	-X
1111	pop (+SP) push (SP-)

ld	Rd, Rn
pop	Rd
st	Rn, Rr
push	Rr



DATA INDIRECT WITH PRE-DECREMENT



DATA INDIRECT WITH POST-INCREMENT

