


AVR32

32-bit Microcontrollers and Application Processors




Interrupts and 16-bit Timer/Counter 1 (Normal Mode) February 2009



Everywhere You Are®

# Atmel ATmega32U4 Timing Subsystems

# Reading



The AVR Microcontroller and Embedded Systems using Assembly and C)

by Muhammad Ali Mazidi, Sarmad Naimi, and Sepehr Naimi

Chapter 9: Programming Timers 0, 1, and 2

9.1 Programming Timers 0, 1, and 2

9.2 Counter Programming

9.3 Programming Timers in C


# **CONTENTS**

ATmega32U4 Timing Subsystem	
What is a Flip-Flop and a Counter	5
Timing Terminology	6
Timer 1 Modes of Operation	7
Normal Mode	8
Timer/Counter 1 Normal Mode – Design Example	9
How to Calculate Timer Load Value	10
Steps to Calculate Timer Load Value (Normal Mode)	11
Steps to Calculate Clock Divisor (Normal Mode)	
Polling Example – Assembly Version	13
Polling Example – C Version	14
More Looping Examples	15

### ATMEGA32U4 TIMING SUBSYSTEM<sup>1</sup>

The ATmega32U4 is equipped with one 8-bit, two 16-bit and one 10-bit timer/counter. These timer/counters let you...

- 1. Turn on or turn off an external device at a programmed time.
- 2. Generate a precision output signal (period, duty cycle, frequency). For example, generate a complex digital waveform with varying pulse width to control the speed of a DC motor
- 3. Measure the characteristics (period, duty cycle, frequency) of an incoming digital signal
- 4. Count external events




<sup>&</sup>lt;sup>1</sup> Source: ATmega328P Data Sheet <a href="http://www.atmel.com/dyn/resources/prod\_documents/8161S.pdf">http://www.atmel.com/dyn/resources/prod\_documents/8161S.pdf</a> page 5


#### WHAT IS A FLIP-FLOP AND A COUNTER

• You can think of a D flip-flop as a one-bit memory. The *something to remember* on the D input of flip-flop is remembered on the positive edge of the clock input<sup>2</sup>.

$D_t$	$Q_{t+1}$
0	0
1	1
X	$Q_t$



 The counter part of an ATmega32U4 Timer/Counter peripheral subsystem is an example of an asynchronous (ripple) counter, which is a collection of flip-flops with the clock input of stage n connected to the output of stage n -1



• When compared with a synchronous counter, an asynchronous "ripple" counter: generates less noise and is less expensive. On the negative side, an asynchronous "ripple" counter is slower than a synchronous counter.

<sup>&</sup>lt;sup>2</sup> Source: <a href="http://sandbox.mc.edu/~bennet/cs314/slides/ch5me-4.pdf">http://sandbox.mc.edu/~bennet/cs314/slides/ch5me-4.pdf</a>

#### **TIMING TERMINOLOGY**

# **Frequency**

The number of times a particular event repeats within a 1-s period. The unit of frequency is Hertz, or cycles per second. For example, a sinusoidal signal with a 60-Hz frequency means that a full cycle of a sinusoid signal repeats itself 60 times each second, or every 16.67 ms. For the digital waveform shown, the frequency is 2 Hz.


#### **Period**

The flip side of a frequency is a period. If an event occurs with a rate of 1 Hz, the period of that event is 1000 ms. To find a period, given a frequency, or vice versa, we simply need to remember their inverse relationship, F = 1/T where F and T represent a frequency and the corresponding period, respectively.

# **Duty Cycle**

In many applications, periodic pulses are used as control signals. A good example is the use of a periodic pulse to control a servo motor. To control the direction and sometimes the speed of a motor, a periodic pulse signal with a changing duty cycle over time is used.

Duty cycle is defined as the percentage of one period a signal is ON. The periodic pulse signal shown in the Figure is ON for 50% of the signal period and off for the rest of the period. Therefore, we call the signal in a periodic pulse signal with a 50% duty cycle. This special case is also called a square wave.



# TIMER 1 MODES OF OPERATION

Table 15-4. Waveform Generation Mode Bit Description<sup>(1)</sup>


Mode	WGM13	WGM12 (CTC1)	WGM11 (PWM11)	WGM10 (PWM10)	Timer/Counter Mode of Operation	ТОР	Update of OCR1x at	TOV1 Flag Set on
0	0	0	0	0	Normal	0xFFFF	Immediate	MAX
1	0	0	0	1	PWM, Phase Correct, 8-bit	0x00FF	TOP	воттом
2	0	0	1	0	PWM, Phase Correct, 9-bit	0x01FF	TOP	воттом
3	0	0	1	1	PWM, Phase Correct, 10-bit	0x03FF	TOP	воттом
4	0	1	0	0	СТС	OCR1A	Immediate	MAX
5	0	1	0	1	Fast PWM, 8-bit	0x00FF	воттом	TOP
6	0	1	1	0	Fast PWM, 9-bit	0x01FF	воттом	ТОР
7	0	1	1	1	Fast PWM, 10-bit	0x03FF	воттом	ТОР
8	1	0	0	0	PWM, Phase and Frequency Correct	ICR1	воттом	воттом
9	1	0	0	1	PWM, Phase and Frequency Correct	OCR1A	воттом	воттом
10	1	0	1	0	PWM, Phase Correct	ICR1	TOP	воттом
11	1	0	1	1	PWM, Phase Correct	OCR1A	TOP	воттом
12	1	1	0	0	СТС	ICR1	Immediate	MAX
13	1	1	0	1	(Reserved)	-	_	-
14	1	1	1	0	Fast PWM	ICR1	воттом	TOP
15	1	1	1	1	Fast PWM	OCR1A	воттом	ТОР

Note: 1. The CTC1 and PWM11:0 bit definition names are obsolete. Use the WGM12:0 definitions. However, the functionality and location of these bits are compatible with previous versions of the timer.

## NORMAL MODE<sup>3</sup>


- The simplest AVR Timer mode of operation is the *Normal mode*. Waveform Generation Mode for Timer/Counter 1 (WGM1) bits 3:0 = 0 Highlighted in **GREEN**. These bits are located in Timer/Counter Control Registers A/B (**TCCR1A** and **TCCR1B**). In this mode the Timer/Counter 1 Register (TCNT1H:TCNT1L) counts up (incrementing), and no counter clear is performed. The counter simply overruns when it passes its maximum 16-bit value 0xFFFF and then restarts 0x0000. There are no special cases to consider in the Normal mode, a new counter value can be written anytime.
- In normal operation the Timer/Counter Overflow Flag (TOV1) bit Highlighted in LIGHT BLUE. located in the Timer/Counter1 Interrupt Flag Register (T1FR1) will be set in the same timer clock cycle as the Timer/Counter 1 Register (TCNT1H:TCNT1L) becomes zero. The TOV1 Flag in this case behaves like a 17th bit, except that it is only set, not cleared.
- The clock input to Timer/Counter 1 (TCNT1) can be pre-scaled (divided down) by 5 preset values (1, 8, 64, 256, and 1024). Clock Select Counter/Timer 1 (CS1) bits 2:0 Highlighted in YELLOW are located in Timer/Counter Control Registers B.

#### ATmega32U4 Timer 1 Normal Mode (WGM 1 bits 3:0 = 0000<sub>2</sub>)



<sup>&</sup>lt;sup>3</sup> ATmega32U4\_doc7766.pdf Table 14-5 Waveform Generation Mode Bit Description

# TIMER/COUNTER 1 NORMAL MODE — DESIGN EXAMPLE



- In this design example, we want to write a 500 msec delay routine assuming a system clock frequency of 8.000 MHz and a prescale divisor of 64.
- The first step is to discover if our 16-bit Timer/Counter 1 can generate a 500 ms delay.

#### **Variable Definitions**

 $t_{clk T1}$ : period of clock input to Timer/Counter1

f<sub>clk</sub>: AVR system clock frequency

f<sub>Tclk I/O</sub>: AVR Timer clock input frequency to Timer/Counter Waveform Generator


# **How to Calculate Maximum Delay (Normal Mode)**

• The largest time delay possible is achieved by setting both TCNT1H and TCNT1L to zero, which results in the overflow flag TOV1 flag being set after  $2^{16} = 65,536$  tics of the Timer/Counter1 clock.

$$f_{T1} = f_{Tclk\_I/O}/64$$
, given  $f_{Tclk\_I/O} = f_{clk}$  then  $f_{T1} = 8.000$  MHz /  $64 = 125$  KHz and therefore T1max = 65,536 tics / 125 KHz = 524.288 msec


- Clearly, Timer 1 can generate a delay of 500 msec
- Our next step is to calculate the TCNT1 load value needed to generate a 500 ms delay.

# HOW TO CALCULATE TIMER LOAD VALUE



# STEPS TO CALCULATE TIMER LOAD VALUE (NORMAL MODE)

### **Problem**



Generate a 500 msec delay assuming a clock frequency of 8 MHz and a prescale divisor of 64.

### **Solution**

1. Divide desired time delay by tclkT1 where tclkT1 = 64/fclkI/O = 64/8.000 MHz =  $8 \mu \text{sec/tic}$  500msec  $/ 8 \mu \text{s/tic}$  = 62,500 tics

**short-cut:** TCNT1H = high(-62,500) and TCNT1L = low(-62,500)

- 2. Subtract 65,536 step 1 65,536 – 62,500 = 3,036
- 3. Convert step 2 to hexadecimal.

4. Check Answer

3,036 tics x 8 
$$\mu$$
s/tic = 24.288 msec  
524.288 msec – 500 msec = 24.288 msec  $\vee$ 

# STEPS TO CALCULATE CLOCK DIVISOR (NORMAL MODE)

• In the previous example we assumed a divisor of 64, and then by calculating the maximum delay T<sub>MAX</sub> verified that this assumption was correct. After that we simply followed the steps defined in the previous slide to calculate the value to be loaded into 16-bit timer/counter TCNT1.

$$T_{MAX} = \frac{2^{n} \cdot N}{f_{clk}}$$
 eq1.

Where:  $T_{MAX}$  = maximum delay

N = divisor

n = number of flip-flops making-up the timer

 $f_{clk}$  = system clock frequency

• But what if we are not given N and need to find TCNT1 for a given delay T. In this case we know that  $T \le T_{MAX}$  and applying a little algebra can find an equation for N.

$$N \ge \frac{T \cdot f_{clk}}{2^n}$$
 eq2.

• Let's take a second look at our 500 msec delay problem. This time we will not assume a divisor of 64. Applying equation 2 we have:

$$N \ge (500 \text{ msec x 8 MHz}) / 2^{16} = 61.035...$$


• From Table 13.5 "Clock Select Bit Description" on page 10, we see that the possible clock divisors are 1, 8, 64, 256, and 1024. From this list we want to select the divisor that is the closest value, yet greater than or equal to N. For our example, not surprisingly the answer is again 64.

### POLLING EXAMPLE - ASSEMBLY VERSION

```
Delay
 ----- Delay 500ms -----
; Called from main program
; Input: none Output: none
; no registers are modified by this subroutine
Delay:
   push r15
                                                                      TOV1
         r15, SREG
    in
   push r16
wait:
          TIFR1, TOV1
    sbis
    rjmp wait
                                                                   Set TOV1 flag
    sbi
          TIFR1, TOV1 // clear flag bit by writing a one (1)
    ldi
          r16,0x0B
                       // load value high byte 0x0B
    sts
          TCNT1H, r16
                                                                 TCNT1 = 0x0BDC
    ldi
          r16,0xDC
                       // load value low byte 0xDC
    sts
          TCNT1L, r16
         r16
   pop
         SREG, r15
    out
                                                                     return
         r15
   pop
    ret
```

### POLLING EXAMPLE - C VERSION

```
; ----- Delay 500ms -----
; Called from main program
; Input: none Output: none
void T1Delay()
   while (!(TIFR & (1 << TOV1))) // eq. to Ex: 9-42 expression
   TIFR = 1<<TOV1; // clear timer overflow flag
   TCNT1H = 0x0B;
   TCNT1L = 0xDC;
```



# More Looping Examples

Here are six (6) other ways of implementing the looping part of the Polling Example written in assembly. See if you can come up with a few more.

wait:	wait:
sbis TIFR1, TOV1 // targets a specific	in r16, TIFR1
bit	sbrs r16, TOV1
rjmp wait	rjmp wait
wait:	
in r16, TIFR1	
bst r16, TOV1	
brtc wait	
wait:	wait:
in r16, TIFR1	in r16, TIFR1
andi r16, 0x01 // bitwise operation	cbr r16, 0xFE
breq wait	breq wait
	_
wait:	wait:
in r16, TIFR1	in r16, TIFR1
ror r16	lsr r16
brcc wait	brcc wait