EE201 Flip-Flop Worksheet

Complete the characteristic table and timing diagram for the following level triggered RS Latch. <u>Q is initially at logic 0</u>. Under "Action," for each row insert one of the following:

 a) don't change, b) toggle, c) set, d) reset, e) undefined



 Complete the characteristic table and timing diagram for the following edge triggered JK Flip-Flop. Under "Action," for each row insert one of the following: a) don't change, b) toggle, c) set, d) reset,
 e) undefined. Both preset and clear signals are asynchronous with respect to the clock.



JK Flip-Flop					
J	Κ	Q_{t+1}	Action		
0	0				
0	1				
1	0				
1	1				
СР					
J					
K					
Pr es	et				
Clear	-				
0					

Complete the characteristic table and timing diagram for the following edge triggered T Flip-Flop. Q is initially at logic 0. Under "Action," for each row insert one of the following:
 a) don't change, b) toggle, c) set , d) reset, e) undefined





4. Complete the characteristic table and timing diagram for the following edge triggered D Flip-Flop. Q is initially at logic 0. Under "Action," for each row insert one of the following:a) don't change, b) toggle, c) set, d) reset, e) undefined



	D	Flip-Flop					
D	Q_{t+1}	Action					
0							
1							
СР					 <u> </u>]
D				 			
Q							